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Abstract-- Employing multilevel inverters is a proper solution 
to reduce harmonic content of output voltage and 
electromagnetic interference (EMI) in high power electronic 
applications. In this paper, a new pulse width modulation method 
for multilevel inverters is proposed in which power devices’ on-
off switching times have been considered. This method can be 
surveyed in order to analyze the effect of switching time on 
harmonic contents of output voltage in high frequency 
applications when a switching time is not negligible compare to a 
switching cycle. FFT calculation and analysis of output voltage 
waveforms and harmonic contents with regard to switching time 
variation are presented in this paper for a single phase (3, 5)-level 
inverters used in high voltage and high frequency converters. 
Mathematical analysis and MATLAB simulation results have 
been carried out to validate the proposed method. 
 
Index Terms-- harmonic contents, multilevel inverters, 
optimized harmonic elimination, rise and fall time, 
I.  INTRODUCTION 
ultilevel converters have been introduced as a new 
breed of power converters for high-power applications. 
Multilevel inverters have more attraction due to reduction of 
harmonic contents and voltage stress in power electronic 
applications. The general structure of the multilevel converter 
is to synthesize a sinusoidal voltage using several levels of 
voltages and a pulse width modulation technique [8]. When 
the number of voltage levels increases, the output waveform 
includes more steps, producing a staircase wave which 
provides the sinusoidal wave with minimum harmonic 
distortion [5]. As shown in Fig.1, two most popular 
configurations of multilevel converters are: a diode-clamp 
inverter which is based on neutral point converter [1] and a 
flying-capacitor topology [2],[11-12]. Generalized structures 
and applications of the multilevel inverters have been 
discussed in [3-4].  
Several pulse width modulation techniques for multilevel 
inverter topologies have been mentioned in literature. 
Typically, three modulation topologies are surveyed briefly as 
bellow: 
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•Sinusoidal Pulse Width Modulation (SPWM): 
Sinusoidal pulse width modulation is one of the earliest 
techniques, to suppress harmonics presented in the quasi-
square wave [7]. 
•Hysteresis current control technique: 
In this technique, switching states for power electronic 
devices are decided by comparing a reference current and a 
load current, which decreases the current error and provides 
the desired current for a load. The hysteresis current control 
based on the magnitude error for an n-level inverter can be 
associated with number of bands around the reference current, 
in the way that each band does not belong to a specific voltage 
level [8]. 
 
 
(a) 
 
(b) 
Fig.1.single-phase five level inverter topologies: (a) flying capacitor (b) diode-
clamped. 
•Optimized harmonic stepped-waveform technique: 
Using this method for multilevel topology, the low THD 
waveform without any filter circuit is possible. Switching 
devices also turn on and off only one time per cycle. In this 
method the switching frequency is same as fundamental 
frequency. The number of eliminated harmonics is decided by 
the number of voltage steps, [9-10].  
In this paper, a modulation technique based on optimized 
harmonic elimination technique has been presented with 
considering on-off switching time to analyse output voltage 
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waveforms and harmonic contents in different operating 
modes. 
II.  MATHEMATICAL ANALYSIS OF OPTIMIZED HARMONIC 
ELIMINATION TECHNIQUE 
Fig.2 shows a simple step waveform in which switching 
rise and fall times are not considered and assuming the switch 
is ideal.  
 
Fig.2. a step waveform 
Fourier expansion of the following waveform can be 
calculated as: 
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As shown in Fig.3, a (2N+1) level inverter output 
waveform is the sum of N step waveforms similar as in Fig.2 
with different switching angles (α1, α2... αN). According to 
Eq.3, the Fourier expansion of (2N+1)-level voltage 
waveform can be calculated in the form of: 
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Where T is the switching cycle, N is the number of 
switching angels and n is the harmonic order. α1, α2... αN are 
the switching angles when the voltage levels are changed at 
these angles. 
In an optimized harmonic elimination technique, the desire 
is to calculate switching angles to achieve the fundamental 
voltage and eliminate the (N-1) odd harmonics ,...)5 ,3(  thrd  for 
a single-phase output waveform. Also, (N-1) non-triple odd 
harmonics can be eliminated in a three-phase output 
waveform. Optimized switching angles (α1, α2... αN) for a 
single phase multilevel voltage waveform can be calculated 
through solving the following equation group.  
In Eq.5, the first equation is to reach desired fundamental 
voltage ( 1V ) and the other (N-1) equations are taken into 
account for harmonic elimination. Several solution methods to 
solve this equation are proposed in [6], [9-10], [13]. By 
solving this equation N switching angles are obtained in 
which the voltage levels are changed at the switching times. 
Using these switching angles, a (2N+1) level voltage 
waveform can be created by an off-line pulse width 
modulation scheme. 
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Fig.3. a (2N+1)-level voltage waveform 
 
In all previous methods, the switching time of the power 
devices have not been considered. In this part the switching 
time effect (tr) is surveyed on output voltage harmonics for 
multilevel inverters.  Fig.4 shows a simple step waveform 
with rise and fall times. In this case, the voltage stress (
dt
dv ) 
across the switches in on-off transition states may be changed.  
 
Fig.4. a step waveform with consideration of tr 
 
Fourier expansion of the following waveform can be 
calculated as: 
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Fig.5. a (2N+1) level inverter voltage waveform with consideration of tr 
 
As shown in Fig.5, a (2N+1) level inverter output 
waveform is the sum of N step waveforms similar to Fig.4 
with different switching angles (α1, α2... αN) which rise and 
fall times are taken into account. The voltage variation from 
one level to another one is formed by a ramp. According to 
Eq.7, the Fourier expansion of (2N+1)-level voltage 
waveform can be calculated in the form of: 
∑
∞
= 
















 pi
+
pi
−






+
pi
++
pi
pi
=
,...5,3,1n
N1
rNr1
r
22
dc
)t
T
n2
sin(....)t
T
n2
sin(
)tt(
T
n2
sin....)tt(
T
n2
sin
tn
TV2)t(V (8) 
Where tr is the switching time, T is the switching period, N 
is the number of switching angels and n is the harmonic order. 
This equation shows that (N-1) odd harmonics ,...)5 ,3(  thrd  
from a single-phase output waveform can be eliminated and 
also, (N-1) non-triple odd harmonics can be eliminated from a 
three-phase output waveform. 
III.  SIMULATION RESULTS 
Fig.6 shows the output phase voltage of a 3-level inverter 
at frequency of 50 kHz in which the optimized harmonic 
elimination technique has been used. The switching time tr is 
1µs. Fig.7 shows the normalized harmonic spectrum of the 
three level voltage waveform. 
The magnitude variations of different harmonics, bi 
(i=3,5,7), with respect to switching time (tr) at various 
frequencies are observed at Fig.8. For this case, the DC power 
supply voltage is 100 volts.  
 
Fig.6. output voltage waveform of a 3 level inverter at 50 kHz (tr=1µs) 
 
Fig.7. FFT analysis result for a 3 level inverter at 50 kHz (tr=1µs) 
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Fig.8. harmonics variations with respect to tr in a 3-level inverter at 
frequencies of1,2,5,10,20,50 kHz 
 
The output phase voltage of a 5-level inverter at output 
frequency of 50 kHz using optimized harmonic elimination 
technique is shown in Fig.9. The switching time is 1 µs. The 
normalized harmonic spectrum of the five-level output voltage 
is shown in Fig.10. The variations of different harmonics, bi 
(i=3,5,7), versus switching time for various frequencies are 
observed in Fig.11. The Dc power supply voltage is 
considered 200 volts. 
 
Fig.9. output voltage waveform of a 5-level inverter at 50 kHz 
 
Fig.10. FFT analysis result for a 5 level inverter on 50 kHz (tr=1µs) 
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Fig.11. harmonics variations with respect to tr in 5 level inverter at frequencies 
of1,2,5,10,20,50 kHz 
IV.  DISCUSSION 
The simulation results show that the harmonic elimination 
method with considering the switching time increases, the 
Total Harmonic Distortion (THD). In fact, for high frequency 
applications in which the switching time cannot be neglected, 
the off-line analysis based on traditional method (Eq.3) is not 
a proper method as it may not eliminate the expected 
harmonics. Using the equations (7&8) magnitude of each 
harmonic order can be determined. 
Let’s consider the PWM based on the harmonic 
elimination method for low frequency applications (tr<<Ts) as 
the pulse positions are shown in Fig.12a. The magnitude of 
each harmonic can be calculated using Eq.3.  
For a high frequency application (tr<Ts), the switching 
time is considerable and if the output voltage waveform is 
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generated as shown in Fig12.b the expected harmonics are not 
cancelled (Fig.8 & Fig.11).  
 
Fig.12: voltage waveform (a) sharp pulse (b) with considering tr (c) shifting 
pulse position 
 
A simple method to solve the problem is to shift the edges 
of the pulse to the left and right sides by tr/2 as shown in 
Fig.12.c. In this case, we can use the off-line switching times 
based on sharp pulses and turn on the switches tr/2 earlier and 
turn off them tr/2 later with respected to the traditional method 
(Fig.12.a).  
The following results have been calculated based on the 
new switching times with considering different tr at different 
output frequencies.  
 
A. Three-level inverter considering a new switching time (tr)  
Fig.13 shows that the third harmonics has been cancelled 
while the pulse has a switching time of 1µs. 
 
 
Fig.13. output voltage waveform of a 3 level inverter at 50 kHz and tr=1 µs 
 
The magnitudes of all harmonics at different frequencies 
are shown in Fig.14. The switching time is calculated to 
eliminate the third harmonics and the results show that the 
third harmonic magnitudes for all operation modes are around 
mV as we expected which show that the selected switching 
times are correct we expected. In this simulation the DC 
voltage is 100 Volts  
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Fig.14. the 3rd, 5th, 7th harmonics variations respected to tr in a 3-level inverter 
 
B. Five level inverter considering a new switching time (tr)  
In this section, we have performed same analysis for a five-
level inverter considering new switching times for different tr 
and output frequencies. Fig.15 shows that the 3rd and 5th 
harmonics are eliminated when new switching times are 
employed.  
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Fig.15. output voltage waveform of a 5-level inverter at 50 kHz and tr=1 µs 
 
The other harmonic contents at different frequencies are 
shown in Fig.16 with respect to tr in which the 3rd and 5th are 
cancelled and the magnitude of 7th harmonic can be found at 
different frequency and tr. 
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Fig.16. the 3rd, 5th, 7th and 9th harmonics variations with respect to tr in a 5-
level inverter 
V.  CONCLUSIONS 
Multilevel inverters have been broadly used in many 
power electronic applications as a proper solution to reduce 
output harmonic contents and electromagnetic interferences. 
Many pulse width modulation techniques have been suggested 
for multilevel inverters in the literature. This paper presents a 
pulse width modulation technique based on optimized 
harmonic elimination method for multilevel voltage source 
inverters. In spite of the previous PWM schemes, power 
devices on-off switching times (rise and fall times) have been 
taken into account. In this case, the voltage stress (dv/dt) 
across the switches in on-off transition states may be changed 
as an important factor in EMI reduction in a multilevel 
inverter fed motor drive systems. Frequency spectrums of 
output voltage are also examined regarding on-off switching 
time variations. FFT analysis results and the harmonic 
variation with respect to output frequency and rise and fall 
times are presented to investigate the proposed technique for 
3,5-level inverters. Mathematical analysis and simulation 
results are performed to evaluate proposed method. 
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